Three Dimensional Device Simulation of DRAM Device
碩士 === 長庚大學 === 電子工程學研究所 === 96 === Three-dimensional device simulation is performed for array devices in dynamic random access memories (DRAM). The doping profile is initially generated by process simulator TSUPREM4. The doping profile is then mapped to device simulator of Sentaurus Device. Diff...
Main Authors: | Yu Jen Wang, 王昱人 |
---|---|
Other Authors: | 張睿達 |
Format: | Others |
Online Access: | http://ndltd.ncl.edu.tw/handle/65188317954118445749 |
Similar Items
-
Calculation of data retention time distribution of DRAM using three-dimensional device simulation
by: Po Lin Chen, et al.
Published: (2017) -
Development of Calibration Methodology for the Simulation of Deep Submicron DRAM Devices
by: CHING KUAN CHIU, et al.
Published: (2003) -
Investigation of High-κ Dielectrics on MOS Devices and DRAM
by: Yu-Tzu Chang, et al.
Published: (2005) -
Investigation of High-κ Dielectrics on MOS Devices and DRAM
by: Yu-Tzu Chang, et al.
Published: (2005) -
Simulation of Three-Dimensional Vacuum Microelectronic Devices
by: Yiin Lee, et al.
Published: (1995)