Wireless Built-in Self-Repair Architectures for Embedded RAMs
碩士 === 輔仁大學 === 電子工程學系 === 96 === In today’s nanometer technology era, the density and capacity of the system-on-a-chip (SOC) is increasing significantly. On the contrary, it is more difficult for SOC testing. Besides, we know that the investment in the ATEs becomes more expensive than before due to...
Main Authors: | Yuan-Cheng Hsiao, 蕭淵丞 |
---|---|
Other Authors: | Shyue-Kung Lu |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76788592169047110796 |
Similar Items
-
Wireless built-in self-repair techniques for embedded heterogeneous memory cores
by: Zhen-Yu Wang, et al. -
Built-in self-repair technique and planning framework for RAMs in SoCs
by: Chih-Sheng Hou, et al.
Published: (2014) -
An Automatic Built-In Self-Repair Compiler for Embedded Memories
by: Shih-Chang Huang, et al.
Published: (2005) -
Built-In Self-Repair Schemes for Flash Memories
by: Hsiao, Yu-Ying, et al.
Published: (2010) -
An Efficient Built-In Self-Repair Scheme for Embedded Memorieswith Hierarchical Redundancy
by: Han-Wen Lin, et al.
Published: (2005)