Block-Based Built-In Self-Repair Architectures for Content-Addressable Memories
碩士 === 輔仁大學 === 電子工程學系 === 96 === This paper describes BIST and repair architectures for content-addressable memories. With our proposed architectures, the CAM array is divided into column banks and row banks. If the CAM array contains both column banks and row banks, the overlapped area of a column...
Main Authors: | Kuan-Chen Lin, 林冠全 |
---|---|
Other Authors: | Shyue-Kung Lu |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58298523550601736902 |
Similar Items
-
Built-In Self-Repair Scheme with Fault Diagnosis Ability for Content Addressable Memories
by: Shiuan-Hau Chen, et al.
Published: (2016) -
Architecture of block-RAM-based massively parallel memory structures : multi-ported memories and content-addressable memories
by: Abdelhadi, Ameer M. S.
Published: (2016) -
Built-in Self Test and Self Repair for Semiconductor Memories
by: Wu, Jing-Yane, et al.
Published: (1998) -
Built-In Self-Repair Schemes for Flash Memories
by: Hsiao, Yu-Ying, et al.
Published: (2010) -
Wireless Built-in Self-Repair Architectures for Embedded RAMs
by: Yuan-Cheng Hsiao, et al.
Published: (2008)