Level Converter Scan Flip-Flop Design

Level Converter Scan Flip-Flop Design

碩士 === 國立中興大學 === 資訊科學與工程學系 === 96 ===

Bibliographic Details
Main Authors:	Ming-Hua Hsieh, 謝明樺
Other Authors:	Sying-Jyan Wang
Format:	Others
Language:	zh-TW
Published:	2008
Online Access:	http://ndltd.ncl.edu.tw/handle/34246308084613060005

Similar Items

Small Deadzone Flip-Flop and Subthreshold Operation
by: Hsieh, Min-Hang, et al.
Published: (2011)

Layout Driven chaining of Scan Flip-flops
by: Kuang-Hui Lin, et al.
Published: (1995)

Flips and flops
by: Hacon, Christopher D., et al.
Published: (2013)

Analysis and Design of Flip-Flop
by: Tsung-Jen Hsueh, et al.
Published: (2006)

Energy-efficient Level Converting Flip-Flop for Ultra-Low-Power Systems
by: Olesya Zakoretska, et al.
Published: (2015)

Reducing Test Application Time by Scan Flip-Flop Sharing
by: Zhong-Zhen Wu, et al.
Published: (1999)

Biomechanical Design and Experiments of Flip-flops
by: Mei-Chuan Su, et al.
Published: (2017)

Design of Low-Voltage Flip-Flops
by: Jheng-Chun Jhao, et al.
Published: (2016)

Non-Cross-Coupled Edge-Triggered Level-Converting Flip-Flop Design For Multi-Supply System
by: Heng Rui Zhou, et al.
Published: (2018)

Asynchronous Logic Design with Flip-Flop Constraints
by: Cox, David Franklin
Published: (1974)

An Innovative Radiation Hardened By Design Flip-Flop
Published: (2010)

Timing Characterization of D-type Flip-Flops And Correspondent Analysis in Scan Chain
by: 龍城郁
Published: (2004)

Fehlerhärtung und Fehlertoleranz für Flip-Flops und Scan-Path-Elemente
by: Kothe, R., et al.
Published: (2007)

Fehlerhärtung und Fehlertoleranz für Flip-Flops und Scan-Path-Elemente
by: Kothe, R., et al.
Published: (2007)

Analysis and Design of Ultra Low Voltage Flip-Flops.
by: Guo-Hong Wu, et al.
Published: (2013)

Low Power Flip-Flop and Reconfigurable FIFO Design
by: Tsai, Chi-Ken, et al.
Published: (2004)

Novel Low-Complexity and Low-Power Flip-Flop Design
by: Jin-Fa Lin, et al.
Published: (2020-05-01)

Testing Strategies for Retention Flip-flops
by: Hsu, Hao-Wen, et al.
Published: (2012)

Selection of flip-flops for partial scan paths by use of a statistical testability measure
by: Jett, David B.
Published: (2014)

Designs and analyses of low complexity pulse triggered flip-flops
by: Wei-Rong Ciou, et al.
Published: (2008)

Flip-Flopping Retinal in Microbial Rhodopsins as a Template for a Farnesyl/Prenyl Flip-Flop Model in Eukaryote GPCRs
by: Arnold De Loof, et al.
Published: (2019-05-01)

Aging tolerance design for flip-flop-based sequential circuit
by: Leong, Weng-Hang, et al.
Published: (2017)

Design and application of low power pulse-triggered flip-flops
by: Yu-Ru Cho, et al.
Published: (2009)

Design of High-Performance Low-Power Flip-Flops and Adders
by: Zu-Wen Huang, et al.
Published: (2003)

Low Power and High Performance Flip Flop Design and Implementation
by: Chen-Syuan Wong, et al.
Published: (2015)

UPSET TRENDS IN FLIP-FLOP DESIGNS AT DEEP SUBMICRON TECHNOLOGIES
by: Benakanakere Sheshadri, Vijay
Published: (2010)

A Soft Error Tolerant D Flip-Flop Design
by: Shih-Lun Peng, et al.
Published: (2012)

Radiation Hardened Pulse Based D Flip Flop Design
Published: (2014)

Study of the flip-flop based on fuzzy theory
by: LIN, JUN-YAN, et al.
Published: (1992)

A ROBUST FLIP-FLOP FOR INDUSTRIAL APPLICATIONS
by: R. Vinoth, et al.
Published: (2016-04-01)

Electrónica Digital. MTA5. Flip Flop
Published: (2013)

Cosynthesis of Clock Tree and Flip-Flop Redistribution
by: Lo, Wan-Ting, et al.
Published: (2011)

The Development of a Micro Flip-flop element
by: Chao Chin Lai, et al.
Published: (2002)

Solutions and application areas of flip-flop metastability
by: Tarawneh, Ghaith
Published: (2013)

Categorization and SEU Fault Simulations of Radiation-Hardened-by-Design Flip-Flops
by: Ehab A. Hamed, et al.
Published: (2021-06-01)

Some design techniques and considerations for a junction transistor flip-flop.
by: Kilpatrick, David D.
Published: (2012)

Design of D Flip Flop Circuit and Its Application to Frequency Divider
by: Sun Wei-Lun, et al.
Published: (2006)

Simultaneous Buffer / Flip-Flop Station Planning and Voltage Drop Minimization in Floorplan Design
by: Hsin-Hua Pan, et al.
Published: (2007)

Switched Flip-Flop based Preprocessing Circuit for ISFETs
by: Martin KollÃƒÂ¡r
Published: (2005-03-01)

Slack Budgeting for Multi-Bit Flip-Flop Merging
by: Chia-Chieh Lu, et al.