A New Test Approach for NoC Functional Testing

碩士 === 國立中興大學 === 資訊科學與工程學系 === 96 === Network-on-chip (NoC) communication fabrics will be increasingly used in many large multi-core system-on-chip designs in the near future. A relevant challenge that arises from this trend is that the test costs associated with NoC infrastructures may account for...

Full description

Bibliographic Details
Main Authors: Kuang-Wei Lee, 李光偉
Other Authors: 黃德成
Format: Others
Language:en_US
Online Access:http://ndltd.ncl.edu.tw/handle/04567924356362215892
id ndltd-TW-096NCHU5394079
record_format oai_dc
spelling ndltd-TW-096NCHU53940792016-05-09T04:13:47Z http://ndltd.ncl.edu.tw/handle/04567924356362215892 A New Test Approach for NoC Functional Testing 一種針對晶片網路功能性測試之方法 Kuang-Wei Lee 李光偉 碩士 國立中興大學 資訊科學與工程學系 96 Network-on-chip (NoC) communication fabrics will be increasingly used in many large multi-core system-on-chip designs in the near future. A relevant challenge that arises from this trend is that the test costs associated with NoC infrastructures may account for a significant part of the total test cost. Structural tests have deficiencies in terms of hardware overhead and test application time which is bypassed by functional tests. In this paper, we analyzed the functional fault models and present a new test approach for testing such NoC architectures. The fault models used are specific to router switch, network interface, and channels between them. The novelty of our approach lies in the using the regularity of the 2D-Mseh NoC structures to concurrently transport test packet without congestions. This mechanism reduced the test time and, implicitly, the test cost. Experimental results show the efficiency that it is able to reduce the test time significantly and 100% router switch port fault coverage, as compared with the other literatures. 黃德成 學位論文 ; thesis 101 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立中興大學 === 資訊科學與工程學系 === 96 === Network-on-chip (NoC) communication fabrics will be increasingly used in many large multi-core system-on-chip designs in the near future. A relevant challenge that arises from this trend is that the test costs associated with NoC infrastructures may account for a significant part of the total test cost. Structural tests have deficiencies in terms of hardware overhead and test application time which is bypassed by functional tests. In this paper, we analyzed the functional fault models and present a new test approach for testing such NoC architectures. The fault models used are specific to router switch, network interface, and channels between them. The novelty of our approach lies in the using the regularity of the 2D-Mseh NoC structures to concurrently transport test packet without congestions. This mechanism reduced the test time and, implicitly, the test cost. Experimental results show the efficiency that it is able to reduce the test time significantly and 100% router switch port fault coverage, as compared with the other literatures.
author2 黃德成
author_facet 黃德成
Kuang-Wei Lee
李光偉
author Kuang-Wei Lee
李光偉
spellingShingle Kuang-Wei Lee
李光偉
A New Test Approach for NoC Functional Testing
author_sort Kuang-Wei Lee
title A New Test Approach for NoC Functional Testing
title_short A New Test Approach for NoC Functional Testing
title_full A New Test Approach for NoC Functional Testing
title_fullStr A New Test Approach for NoC Functional Testing
title_full_unstemmed A New Test Approach for NoC Functional Testing
title_sort new test approach for noc functional testing
url http://ndltd.ncl.edu.tw/handle/04567924356362215892
work_keys_str_mv AT kuangweilee anewtestapproachfornocfunctionaltesting
AT lǐguāngwěi anewtestapproachfornocfunctionaltesting
AT kuangweilee yīzhǒngzhēnduìjīngpiànwǎnglùgōngnéngxìngcèshìzhīfāngfǎ
AT lǐguāngwěi yīzhǒngzhēnduìjīngpiànwǎnglùgōngnéngxìngcèshìzhīfāngfǎ
AT kuangweilee newtestapproachfornocfunctionaltesting
AT lǐguāngwěi newtestapproachfornocfunctionaltesting
_version_ 1718262885825642496