Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 96 === In recent years, because the market of embedded systems develops quickly, the process speed of embedded systems had rapidly grown. As the processors become faster and faster, the bottleneck of program execution shifts to the communication between CPU and the m...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2008
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/17804420283987662743 |