Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 96 === In recent years, because the market of embedded systems develops quickly, the process speed of embedded systems had rapidly grown. As the processors become faster and faster, the bottleneck of program execution shifts to the communication between CPU and the m...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/17804420283987662743 |
id |
ndltd-TW-096NCTU5394126 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-096NCTU53941262015-10-13T13:11:49Z http://ndltd.ncl.edu.tw/handle/17804420283987662743 Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures 32bit-16bit混合指令集嵌入式系統程式碼減量爪哇即時編譯器 Li-Jyun Lyu 呂禮君 碩士 國立交通大學 資訊科學與工程研究所 96 In recent years, because the market of embedded systems develops quickly, the process speed of embedded systems had rapidly grown. As the processors become faster and faster, the bottleneck of program execution shifts to the communication between CPU and the main memory. The main reason is the increasing gap between CPU speed and memory speed. Reducing code size may potentially reduce the number of memory accesses (by increasing cache hit ratio) and becomes an effective method to improve CPU performance. For this reason, new CPU architectures provide both 16-bit and 32-bit instructions. We developed a new method that can generate a mixture of 16-bit and 32-bit instructions. This method is implemented and tested in a Java just-in-time compiler of a Java virtual machine for the Andes platform. Our experiment shows that the code size can be reduced 10% at very little extra overhead (only 0.13%). The performance improvement for a long-running program can be quite significant. Wuu Yang 楊武 2008 學位論文 ; thesis 38 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 96 === In recent years, because the market of embedded systems develops quickly, the process speed of embedded systems had rapidly grown. As the processors become faster and faster, the bottleneck of program execution shifts to the communication between CPU and the main memory. The main reason is the increasing gap between CPU speed and memory speed. Reducing code size may potentially reduce the number of memory accesses (by increasing cache hit ratio) and becomes an effective method to improve CPU performance. For this reason, new CPU architectures provide both 16-bit and 32-bit instructions. We developed a new method that can generate a mixture of 16-bit and 32-bit instructions. This method is implemented and tested in a Java just-in-time compiler of a Java virtual machine for the Andes platform. Our experiment shows that the code size can be reduced 10% at very little extra overhead (only 0.13%). The performance improvement for a long-running program can be quite significant.
|
author2 |
Wuu Yang |
author_facet |
Wuu Yang Li-Jyun Lyu 呂禮君 |
author |
Li-Jyun Lyu 呂禮君 |
spellingShingle |
Li-Jyun Lyu 呂禮君 Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
author_sort |
Li-Jyun Lyu |
title |
Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
title_short |
Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
title_full |
Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
title_fullStr |
Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
title_full_unstemmed |
Reducing Code Size in Java JIT Compilers for 32bit-16bit Mixed Instruction Set Architectures |
title_sort |
reducing code size in java jit compilers for 32bit-16bit mixed instruction set architectures |
publishDate |
2008 |
url |
http://ndltd.ncl.edu.tw/handle/17804420283987662743 |
work_keys_str_mv |
AT lijyunlyu reducingcodesizeinjavajitcompilersfor32bit16bitmixedinstructionsetarchitectures AT lǚlǐjūn reducingcodesizeinjavajitcompilersfor32bit16bitmixedinstructionsetarchitectures AT lijyunlyu 32bit16bithùnhézhǐlìngjíqiànrùshìxìtǒngchéngshìmǎjiǎnliàngzhǎowajíshíbiānyìqì AT lǚlǐjūn 32bit16bithùnhézhǐlìngjíqiànrùshìxìtǒngchéngshìmǎjiǎnliàngzhǎowajíshíbiānyìqì |
_version_ |
1717732964112007168 |