Phase-Locked Loop Design with Double Sampling Phase Detector
碩士 === 國立交通大學 === 電子工程系所 === 96 === In this thesis, a charge-pump phase-locked loop (PLL) design with double sampling phase detector (DSPD) is proposed. By using the double sampling phase detector, the PLL loop bandwidth is doubled to obtain the fast settling time and meanwhile shift the reference s...
Main Authors: | Guo-Jue Huang, 黃國爵 |
---|---|
Other Authors: | Kuei-Ann Wen |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/49920405221876604204 |
Similar Items
-
Design of Phase Frequency Detector and Enhanced Lock-in for Phase-Locked Loop
by: Nan-Liang Yeh, et al.
Published: (2002) -
Piecewise-Linear Phase Frequency Detector for Fast-Lock Phase-Locked Loops
by: Chih, Jen-Chieh, et al.
Published: (2011) -
High Performance Sub-Sampling Phase Detector based Ring-Oscillator Phase-Locked Loops
by: Nagam, Shravan Siddartha
Published: (2020) -
An All-Digital Phase-locked Loop Based on Bang-bang Phase Detector
by: Bo-Cheng Guo, et al.
Published: (2010) -
Phase-locked loop design
by: GUO, ZHAO-ZONG, et al.
Published: (1992)