BIST for Jitter Measurement of Charge-Pump Phase-Locked Loop
碩士 === 國立清華大學 === 電機工程學系 === 97 === This thesis proposes a BIST architecture for measuring the period jitter which is represented in two types of peak-to-peak jitter and rms jitter in Charge-Pump PLLs. Comparing with previous BIST circuit, the proposed BIST circuit changes the counter position to in...
Main Authors: | Lin, Kun-I, 林昆易 |
---|---|
Other Authors: | Chang, Tsin-Yuan |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/80781985664026760193 |
Similar Items
-
A Fast-Lock Low-Jitter CMOS Phase-Locked Loop Design and It’s BIST Study
by: Shou-Chang Tsai, et al.
Published: (2003) -
On-Chip Jitter Measurement for Phase-Locked Loops
by: Chin-Cheng Tsai, et al.
Published: (2002) -
On-Chip Jitter Measurement Circuits for Phase-Locked Loops
by: Chia-Yuan Chou, et al.
Published: (2005) -
The Worst-Case Accumulated Jitter Measurement for Phase-Locked Loops
by: Chih-Feng Li, et al.
Published: (2004) -
Low-Cost Jitter Measurement Technique for Phase-Locked Loops
by: Tsan-Huei Wu, et al.
Published: (2004)