A Multiple-Supply-Voltage Design Flow from Voltage Assignment to Floorplanning
博士 === 國立臺灣大學 === 電子工程學研究所 === 97 === As the CMOS technology enters the nanometer era, power dissipation is increasing severely and becomes a key challenge in nanometer chip design. If the increasing trend of power dissipation is still not tamed, the temperature of chips may be overheated, and furth...
Main Authors: | Wan-Ping Lee, 李婉萍 |
---|---|
Other Authors: | Yao-Wen Chang |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94882698579133304572 |
Similar Items
-
Voltage Island Floorplanning for SoC design with Multiple Supply Voltages
by: Jr-Wei Chen, et al.
Published: (2006) -
Floorplan and Power/Ground Network Co-Synthesis for MultipleSupply Voltage Designs
by: Meng-Xiang Lee, et al.
Published: (2008) -
Dual Supply Voltage Scaling and Voltage Island Construction at Floorplan Stage
by: Ya-Wen Tsai, et al.
Published: (2007) -
Dual Supply Voltage Scaling and Voltage Island ConstructionRefinement at Floorplan Stage
by: WEN-CHUN HSU, et al.
Published: (2008) -
Floorplanning and Powerplanning for a Multi-Core Chip Considering Multiple Supply Voltages
by: Wei-TingChen, et al.
Published: (2012)