Implementation of a Built-in-Self-Calibration Technique for 1-bit/stage Pipelined ADC in the Wireless IC Testing Platform
碩士 === 國立臺灣大學 === 電子工程學研究所 === 97 === In this thesis, an implemented fully digital calibration scheme verified in the wireless IC Testing Platform ─ HOY for the 1-bit/stage pipelined ADC is presented. The calibration design includes the Linear Histogram Testing, Missing-Decision-Level, Extracting th...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/56240421446014846189 |