Low Jitter Wide Range Duty Cycle Corrector Based on Pulse Shrinking/Stretching Mechanism
碩士 === 國立臺灣科技大學 === 電子工程系 === 97 === The Duty cycle correctors (DCCs) are widely used to adjust the clock duty cycle to 50% for DDR (double data rate)-SDRAM, Double-Sampling ADC, DLL (delay locked loop) and PLL (phase locked loop) where both clock rising and falling edges are used for operation sinc...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/24750481251519139239 |