Implementation of Finite Impulse Response Digital Filter Using Partial Reconfigurable FPGA Platform
碩士 === 元智大學 === 資訊工程學系 === 97 === This paper presents a parallel FIR(Finite Impulse Response) filter system design ,using PR(Partial Reconfiguration) to change tap of FIR ,which can achieve high flexibility , high performance ,and shorten the time of configuration. In the present thesis, we use the...
Main Authors: | Yu-Jen Yang, 楊友仁 |
---|---|
Other Authors: | 黃朝章 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75036492372523386636 |
Similar Items
-
Using FPGA Implement a Partial Reconfigurable Architecture of Embedded System
by: Y.C. Chang, et al.
Published: (2004) -
Realization of Reconfigurable MIMO-OFDM System on FPGA Platform
by: Yu-Jen Tsai, et al.
Published: (2008) -
Design modifications and platform implementation procedures for supporting dynamic partial reconfiguration of FPGA applications
by: Owens, Sean Gabriel
Published: (2013) -
DESIGN OF FINITE-IMPULSE RESPONSE DIGITAL FILTERS
by: FISHER, JOHN DAVID
Published: (2007) -
Dynamic Partial Reconfigurable FPGA
by: Zhou, Ruoxing
Published: (2011)