A High Performance Range-Matching Circuit Design for Packet Filter
碩士 === 國立中興大學 === 資訊科學與工程學系所 === 98 === In this paper, we propose a partial parallel range-matching (PPRM) circuit design used in network packet filter. In PPRM, we divide the critical path to four segments. Because all segments are active in parallel, the matching performance can be improved largel...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2010
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/62767000691433275605 |