Warpage Modeling of Electronic Package During the Post-Mold Curing Process
碩士 === 國立成功大學 === 機械工程學系碩博士班 === 98 === Warpage is one of the most critical issues in electronic industry, it has strong implication on the board reflow assembly yields for area-array packages, excessive warpage may lead to difficulties of electrical interconnection. Package warpage typically occurs...
Main Authors: | Hong-WeiHuang, 黃鴻瑋 |
---|---|
Other Authors: | Tz-Cheng Chiu |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/04042633982347789635 |
Similar Items
-
A Study of Load Weight at Post Mold Cure for Package Warpage Minimization
by: Yi-Ming Chen, et al.
Published: (2009) -
Post-Mold Cure Process Simulation of IC Packaging
by: Chi-hong Shue, et al.
Published: (2008) -
Viscoelastic Constitutive Model for Molding Compound and Its Application to Electronic Packaging Process Warpage Simulation
by: Je-Li Gung, et al.
Published: (2008) -
Warpage Improvement of Molded Wafer for Fan-out Wafer Packaging
by: Pei-Cheng Huang, et al.
Published: (2018) -
Effects of various molding parameters on warpage of an IC package.
by: Pi-Wei Hsu, et al.