Testing and Repair of Memories in 3D-SiP Chips
碩士 === 國立中央大學 === 電機工程研究所 === 98 === System-in-Package (SiP) integration technology provides a good solution for integrating components with different technologies. In an SiP, typically, various types of dies are stacked and connected with bonding wires. Among those dies, memory die is one widely us...
Main Authors: | Ting-Ju Chen, 陳亭如 |
---|---|
Other Authors: | Jin-Fu Li |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79093544799451011670 |
Similar Items
-
Chip Stacking in SiP Designs under Thermal Constraint
by: Chang-Po Lin, et al.
Published: (2006) -
The application of 3D design technologies in SiP
by: Li Yang
Published: (2018-09-01) -
Reliability Analysis and Temperature Cycling Test for System-in-Package(SiP)
by: Teng-hung Chen, et al.
Published: (2008) -
Qualification accélérée des composants SiP
by: Regard, C.
Published: (2010) -
Qualification accélérée des composants SiP
by: Regard, Charles
Published: (2010)