Low Power Bus Encoding Scheme with Crosstalk Noise Reduction
碩士 === 國立彰化師範大學 === 資訊工程學系 === 98 === ABSTRACT As technology advances, the coupling effects on chip are more significant so that the power dissipation and the delay on bus are increasing. And, the phenomenon results in the performance of the system on chip are ineffective. Because of on-chip bus...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/81985158541073325874 |