Design of 10-bit 50MS/s Pipelined Analog-to-Digital Converter
碩士 === 國立東華大學 === 電機工程學系 === 98 === In this thesis, 10-bit 50MS/s pipelined analog-to-digital converters (ADCs) are designed. The supply voltage is 3.3V. To improve the linearity of ADCs, a cascade bootstrap switch is proposed. The dynamic performance of the 10-bit pipelined ADC with a cascade boot...
Main Authors: | Hsiao-Cheng Chiang, 蔣孝呈 |
---|---|
Other Authors: | Ro-Min Weng |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92235482442958605901 |
Similar Items
-
Design of 10-bit 50MHz Pipelined Analog-to-Digital Converter
by: Cheng-Ming Ying, et al.
Published: (2003) -
10-bit 100MS/s Pipeline Analog to Digital Converter
by: Cheng-Yuan Ku, et al.
Published: (2012) -
10-BIT 40-MS/S PIPELINE ANALOG TO DIGITAL CONVERTER
by: Shih-Sing Huang, et al.
Published: (2008) -
Layout Consideration of the 10Bit 200MS/s Switched-Current Pipelined Analog-to-Digital Converter
by: Yan-Cheng Chang, et al.
Published: (2014) -
Design of a 10-bit 50MHz Pipelined Analog-to-Digital Converter
by: Chao I-Jen, et al.
Published: (2007)