SOC Test Architecture and Method for 3D ICs
博士 === 國立清華大學 === 電機工程學系 === 98 === Abstract By continuous technology scaling, the semiconductor industry has kept up with the Moore’s Law for decades to satisfy the endless demands in both functionality and performance of electronic devices. But until recently, they have to face the bottleneck of...
Main Authors: | Lo, Chih-Yen, 駱致彥 |
---|---|
Other Authors: | Wu, Cheng-Wen |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82491458727179917528 |
Similar Items
-
Architecture and Method for Testing Power-Delivery TSVs in 3D-ICs
by: Li, Hua-Xuan, et al.
Published: (2015) -
Architecture Exploration and Evaluation Methods for Memories in 3D ICs
by: Yong-Xiao Chen, et al.
Published: (2010) -
Architectural exploration methods and tools for heterogeneous 3D-IC
by: Frantz Ferreira, Felipe
Published: (2012) -
Efficient Test and Repair Architectures for Logic-Memory Stacked 3D ICs
by: Sheng-wen Peng, et al.
Published: (2013) -
The Optimal TestRail Architecture for Core-Based SOC testing
by: Wang-Tiao Huang, et al.
Published: (2004)