Positive and Negative Supply Sensitivity Reduction for Ring VCO Using Bi-directional Calibration Technique
碩士 === 國立清華大學 === 電機工程學系 === 98 === Phase-locked loop (PLL) is widely used in computer systems and communication systems. For a lot of applications, there often exist stringent requirement in timing jitter. Therefore, how to design a PLL which is tolerant to noise has become an important issue. In P...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2010
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/41078825320172803930 |