A 1-V, 10BIT, 10MSAMPLE/S SWITCHED-OPAMP PIPELINED ADC USING OPAMP-SHARING TECHNIQUE
碩士 === 大同大學 === 電機工程學系(所) === 98 === In this thesis, a 10-bit 10-MHz pipelined analog-to-digital converter (ADC) consisting of 1.5-bit/stage has been designed and verified by Hspice simulation with TSMC 0.18-µm 1P6M CMOS process models. In order to operation at 1V, the switched-opamp technique is em...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2010
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/01771272659734155528 |