Logic Synthesis for Hybrid LUT/SOP Reconfigurable Design Style
碩士 === 元智大學 === 資訊工程學系 === 98 === We propose a new hybrid FPGA architecture with both the SOP-cell and 4-input LUT to improve logic utilization of pure LUT and pure macro-cell architectures. The SOP-cell is composed of 5 NAND4 gates with smaller logic delay and transistor count as compared to LUT an...
Main Authors: | Ping-Chuan Lu, 盧炳全 |
---|---|
Other Authors: | Yi-Yu Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76392191268112395986 |
Similar Items
-
The Influence of Shopping Environment and Sopping Style to Consumers'''' Patronage Intention
by: Richard Y.C Lin, et al.
Published: (2001) -
Design synthesis for dynamically reconfigurable logic systems
by: Vasilko, Milan
Published: (2000) -
Area–Oriented Technology Mapping for LUT–Based Logic Blocks
by: Kubica Marcin, et al.
Published: (2017-03-01) -
Fast Logic Function Extraction of LUT from Bitstream in Xilinx FPGA
by: Soyeon Choi, et al.
Published: (2020-07-01) -
Transcriptional regulation of proH, lutA, lutP,
by: Chen-Jyun Lin, et al.
Published: (2014)