Congestion-aware Programmable Logic Device Routing Framework for Area-efficient Switch Architectures
碩士 === 元智大學 === 資訊工程學系 === 98 === Dangling-wires in area-efficient switches incur excessive routing congestiton as well as wire capacitance. In this thesis, we propose a routing framework to reduce the number of dangling-wires in crossbar switch block. Our routing framework consists of pattern routi...
Main Authors: | Yi-Huang Hung, 洪郼艎 |
---|---|
Other Authors: | Yi-Yu Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/55894536594495131145 |
Similar Items
-
Congestion-Aware High-Efficiency Adaptive Routing Algorithms and Architectures in Network-on-Chips Systems
by: En-Jui Chang, et al.
Published: (2014) -
ParRouting: An Efficient Area Partition-Based Congestion-Aware Routing Algorithm for NoCs
by: Juan Fang, et al.
Published: (2020-11-01) -
Data Congestion-Aware Routing for Vehicular Ad Hoc Networks in Urban Environments
by: Yu-Chih Hung, et al.
Published: (2015) -
Congestion Aware Buffer Insertion with Re-routing
by: Zhi-Hao Haung, et al.
Published: (2006) -
A Congestion-Aware Clustering and Routing (CCR) Protocol for Mitigating Congestion in WSN
by: Mohammed Farsi, et al.
Published: (2019-01-01)