A Wide-Range All-Digital Duty-Cycle Corrector with Output Clock Phase Alignment in 65nm CMOS Technology
碩士 === 國立中正大學 === 資訊工程研究所 === 99 === A Wide-Range All-Digital Duty-Cycle Corrector (ADDCC) with Output Clock Phase Alignment in 65nm Technology is presented in this dissertation. In high speed data transmitter application, such as double data rate (DDR) SDRAM and double sampling analog-to-digital co...
Main Authors: | Shen, Sung-En, 沈頌恩 |
---|---|
Other Authors: | Cheng, Ching-Che |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59047555443971297202 |
Similar Items
-
Analysis and Design of Clock Generators in 65-nm CMOS Technology
by: I-Ting Lee, et al.
Published: (2013) -
A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS technology
by: Chia-Lin Chang, et al.
Published: (2010) -
High-Bandwidth Wide-Range Duty Cycle Corrector
by: Chia-Ming Liang, et al.
Published: (2007) -
A 6-Locking Cycles All-Digital Duty Cycle Corrector with Synchronous Input Clock
by: Shao-Ku Kao
Published: (2021-04-01) -
All-Digital ADC Design in 65 nm CMOS Technology
by: Pathapati, Srinivasa Rao
Published: (2014)