Simultaneous Escape Routing Between Two Chips Based on Determination of Routability-Driven Net Order
碩士 === 中華大學 === 資訊工程學系碩士班 === 99 === As the feature size in microelectronic technology becomes smaller, the electronic systems become more complicated. As a result, I/O count in a single chip has continuously been growing for complicated systems. Due to high pin count in modern ICs, board-level rout...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2011
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/68719732369086385150 |