High-Performance VLSI Architecture for Full-Search Block-Matching Motion Estimation
碩士 === 國立彰化師範大學 === 電子工程學系 === 99 === In this thesis, we propose some hardware designs for the motion estimation used in video compression applications. The hardware designs use a full search block matching algorithm (FSBMA). There are two parts to the architecture of each hardware design. The first...
Main Authors: | Shi-Yi Huang, 黃世易 |
---|---|
Other Authors: | Tsung-Yi Wu |
Format: | Others |
Language: | zh-TW |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/94336834514765651675 |
Similar Items
-
VLSI Circuit Design of Motion Estimation Unit for Full-Search Block-Matching
by: Chun-Fu Lin, et al.
Published: (2003) -
VLSI DESIGN OF A MOTION ESTIMATOR USING THE FULL SEARCH BLOCK MATCHING ALGORITHM
by: Hsiung Jin Min, et al.
Published: (1993) -
VLSI Architectures for Full-Search Variable-Size Block Matching in H.264/AVC
by: Shiang-Yang Huang, et al.
Published: (2003) -
On the Design of VLSI Array for Full-Search Block Matching Algorithm
by: Chih-Pring Gau, et al.
Published: (1993) -
NEW VLSI ARCHITECTURES FOR FULL-SEARCH BASED MOTION ESTIMATION AND VECTOR QUANTIZATION
by: Chen, Ker Min, et al.
Published: (1995)