The Study of Through Silicon Via(TSV) Coupling Noise
碩士 === 國立清華大學 === 電子工程研究所 === 99 === In recent years, the improvement of the semiconductor technology have been focused on how to effectively use the costly chip area. To accommodate more transistors in a single chip, people try to minimize the size of the transistors for the past few decades. As th...
Main Authors: | Lai, Cheng-Tse, 賴承則 |
---|---|
Other Authors: | King, Ya-Chin |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/23944229172713823421 |
Similar Items
-
Genetic Algorithms and Particle Swarm Optimization Mechanisms for Through-Silicon Via (TSV) Noise Coupling
by: Khaoula Ait Belaid, et al.
Published: (2021-01-01) -
Numerical Laplace Inversion Method for Through-Silicon Via (TSV) Noise Coupling in 3D-IC Design
by: Khaoula Ait Belaid, et al.
Published: (2019-09-01) -
Manufacturing analysis and application of through silicon via (TSV) wafer
by: Shih-Chieh Tseng, et al.
Published: (2012) -
Study on Micro Stress Sensors for Through-Silicon-Via (TSV) Device
by: Chu, Chia-Fa, et al.
Published: (2013) -
A study of through-silicon-via (TSV) induced transistor variation
by: Yu, Li, S.M. Massachusetts Institute of Technology
Published: (2011)