Wireline Backplane Transceivers in 65-nm CMOS Technology
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === In this thesis, three wireline backplane circuit systems will be demonstrated, including a 10 Gb/s Decision Feedback Equalizer (DFE), a 20 Gb/s Transceiver Chip-set, and a 40 Gb/s Transceiver Chip-set. They are all implemented in 65-nm CMOS Technology. First of...
Main Authors: | Yu-Nan Shih, 施育男 |
---|---|
Other Authors: | 李致毅 |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59233645083334976486 |
Similar Items
-
A 40-Gb/s Wireline Backplane Receiver in 65-nm CMOS Technology
by: Chen-Lun Lin, et al.
Published: (2012) -
A 60-Gb/s Wireline Transmitter in 65-nm CMOS Technology
by: Hao-Wei Hung, et al.
Published: (2013) -
Transceivers for Optical Communication in 65-nm CMOS Technology
by: Jhih-Yu Jiang, et al.
Published: (2012) -
The Design and Implementation of High-Speed Wireline Transceivers in CMOS Technology
by: Ming-Shuan Chen, et al.
Published: (2008) -
CMOS Analog Front-end Transceiver IC for Wireline Communications
by: Kao, Min-Sheng, et al.
Published: (2011)