Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === This thesis proposes a dual-unit-cap split-capacitor array architecture for Successive Approximation Register Analog-to-Digital Converter (SAR ADCs) that further enhances the performance of conventional split-capacitor array architecture. The thesis also provide...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/88890990186216317754 |
id |
ndltd-TW-099NTU05428145 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-099NTU054281452015-10-16T04:03:27Z http://ndltd.ncl.edu.tw/handle/88890990186216317754 Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis 雙單位電容分離式電容陣列之連續趨近式類比數位轉換器設計與分析 Shih-Ho Wang 王世和 碩士 國立臺灣大學 電子工程學研究所 99 This thesis proposes a dual-unit-cap split-capacitor array architecture for Successive Approximation Register Analog-to-Digital Converter (SAR ADCs) that further enhances the performance of conventional split-capacitor array architecture. The thesis also provides a direct-switching logic which can reduce the operation time of each cycle in an SA period efficiently. Under the constraint that mismatch between capacitors could not influence the resolution of ADCs, we minimize the size of the unit-cap of each cap-array group separately and calibrate the weights of capacitors digitally. Therefore, it requires less capacitor area and DAC settling time compared with conventional split-capacitor array architecture. Moreover, it still possesses the advantages of simple symmetrical layout and routing, which are especially important when mismatch is a concern. Adapting the monotonic switching procedure, we propose a direct-switching SAR digital logic to reduce unnecessary idle time in each SA cycle, which greatly improves the sampling frequency, thus the circuit performance. A 9 bit dual-unit-cap split-capacitor-array SAR ADC is fabricated using TSMC 90nm process, The ADC runs at 100MS/s with 566μW power consumption at 1.2V supply voltage. 盧奕璋 2011 學位論文 ; thesis 68 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === This thesis proposes a dual-unit-cap split-capacitor array architecture for Successive Approximation Register Analog-to-Digital Converter (SAR ADCs) that further enhances the performance of conventional split-capacitor array architecture. The thesis also provides a direct-switching logic which can reduce the operation time of each cycle in an SA period efficiently.
Under the constraint that mismatch between capacitors could not influence the resolution of ADCs, we minimize the size of the unit-cap of each cap-array group separately and calibrate the weights of capacitors digitally. Therefore, it requires less capacitor area and DAC settling time compared with conventional split-capacitor array architecture. Moreover, it still possesses the advantages of simple symmetrical layout and routing, which are especially important when mismatch is a concern.
Adapting the monotonic switching procedure, we propose a direct-switching SAR digital logic to reduce unnecessary idle time in each SA cycle, which greatly improves the sampling frequency, thus the circuit performance.
A 9 bit dual-unit-cap split-capacitor-array SAR ADC is fabricated using TSMC 90nm process, The ADC runs at 100MS/s with 566μW power consumption at 1.2V supply voltage.
|
author2 |
盧奕璋 |
author_facet |
盧奕璋 Shih-Ho Wang 王世和 |
author |
Shih-Ho Wang 王世和 |
spellingShingle |
Shih-Ho Wang 王世和 Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
author_sort |
Shih-Ho Wang |
title |
Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
title_short |
Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
title_full |
Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
title_fullStr |
Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
title_full_unstemmed |
Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis |
title_sort |
dual-unit-capacitance split-capacitor-array sar adc design and analysis |
publishDate |
2011 |
url |
http://ndltd.ncl.edu.tw/handle/88890990186216317754 |
work_keys_str_mv |
AT shihhowang dualunitcapacitancesplitcapacitorarraysaradcdesignandanalysis AT wángshìhé dualunitcapacitancesplitcapacitorarraysaradcdesignandanalysis AT shihhowang shuāngdānwèidiànróngfēnlíshìdiànróngzhènlièzhīliánxùqūjìnshìlèibǐshùwèizhuǎnhuànqìshèjìyǔfēnxī AT wángshìhé shuāngdānwèidiànróngfēnlíshìdiànróngzhènlièzhīliánxùqūjìnshìlèibǐshùwèizhuǎnhuànqìshèjìyǔfēnxī |
_version_ |
1718092948158021632 |