Dual-Unit-Capacitance Split-Capacitor-Array SAR ADC Design and Analysis
碩士 === 國立臺灣大學 === 電子工程學研究所 === 99 === This thesis proposes a dual-unit-cap split-capacitor array architecture for Successive Approximation Register Analog-to-Digital Converter (SAR ADCs) that further enhances the performance of conventional split-capacitor array architecture. The thesis also provide...
Main Authors: | Shih-Ho Wang, 王世和 |
---|---|
Other Authors: | 盧奕璋 |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/88890990186216317754 |
Similar Items
-
A Low Power 12-bit SAR ADC with Split Capacitor Array for Biomedical Applications
by: Shao-Hung Huang, et al.
Published: (2012) -
A 2.3μW 10-bit 83KS/s SAR ADC with split capacitor array
by: Chen, Yung-Jui, et al.
Published: (2009) -
A DIGITALLY CALIBRATED 11-BIT 10-MS/s SAR ADC WITH MONOTONIC SWITCHING SPLIT CAPACITOR ARRAY
by: Wei Tung, et al.
Published: (2016) -
Low-Power SAR ADC Design using Capacitor-Swapping Techniques
by: SONG- YOU SHIH, et al.
Published: (2016) -
Design of Capacitor Array in 16-Bit Ultra High Precision SAR ADC for the Wearable Electronics Application
by: Yuanjun Cen, et al.
Published: (2020-01-01)