Hardware Design of High Efficiency and Non-memory AES-128/192/256 Crypto Core
碩士 === 國立聯合大學 === 電子工程學系碩士班 === 99 === This paper presents the architecture design of a high efficient and non-memory Advanced Encryption Standard (AES) crypto core to fit WPAN security requirement. The proposed basis transformation approach from Galois Field (28) to Galois Field GF(((22)2)2) ca...
Main Authors: | Lin Jun-Jian, 林竣堅 |
---|---|
Other Authors: | Chen Rong-Jian |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/07526376264747217486 |
Similar Items
-
Collision Attacks on AES-192/256, Crypton-192/256, mCrypton-96/128, and Anubis
by: Jinkeon Kang, et al.
Published: (2013-01-01) -
Verilog design of a 256-bit AES crypto processor core
by: Lai, Yit Pin
Published: (2007) -
Security Login System on Mobile Application with Implementation of Advanced Encryption Standard (AES) using 3 Keys Variation 128-bit, 192-bit, and 256-bit
by: Hamdan Dian Jaya Rozi Hyang Utami, et al.
Published: (2019-05-01) -
Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008) -
VLSI Architectures and FPGA Implementation for Universal AES Crypto-processor
by: Sun-Wei Chang, et al.
Published: (2003)