A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window

碩士 === 國立中央大學 === 電機工程研究所 === 100 === In recent year, owing to the development of network and processor, the requirement of the high-speed data transmission has become the main motivation of transmission system. The conventional parallel bus shows the serious restriction while operating in the gigah...

Full description

Bibliographic Details
Main Authors: Yu-Chen Lin, 林昱辰
Other Authors: Kuo-Hsing Cheng
Format: Others
Language:zh-TW
Published: 2011
Online Access:http://ndltd.ncl.edu.tw/handle/45328191405507126337
id ndltd-TW-100NCU05442013
record_format oai_dc
spelling ndltd-TW-100NCU054420132015-10-13T21:22:20Z http://ndltd.ncl.edu.tw/handle/45328191405507126337 A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window 利用資料延遲視窗之雙迴路時脈與資料回復電路 Yu-Chen Lin 林昱辰 碩士 國立中央大學 電機工程研究所 100 In recent year, owing to the development of network and processor, the requirement of the high-speed data transmission has become the main motivation of transmission system. The conventional parallel bus shows the serious restriction while operating in the gigahertz range. As a result, the high-speed serial link technology is widely used so far for today’s data transmission system. This thesis presents a half-rate and dual-looped clock and data recovery (CDR) for the 3-Gbps data transmission systems. Similar to the concept of the oversampling CDR, the proposed CDR presents an alternative scheme, which uses the data delay window (DDW) and a sensing-amplified phase detector to substitute the conventional DFF-based PD. It shows that the NRZ data could be aligned and recovered by the only one clock instead of the multi-phase clock, and the complexity of the clock distribution network could be mitigated than counterpart. In addition, the control- mirroring signal stemming from the PLL locking signal indicates the robust of data delay segment of DDW in the process, voltage, and temperature variations. In terms of the bandwidth setting, both the DR and PLL bandwidth optimization for jitter suppression and the shortened acquisition time could also come to compromise. Besides, once the input data has frequency deviation, the use of the frequency detector would detect such data frequency difference and coarsely adjust the tracking phase in success. This thesis implements the dual-looped CDR circuit in TSMC 180 nm 1P6M CMOS process. Operating at the 3-Gbps data rate and 1.5-GHz clock frequency, the estimated peak to peak jitter of the recovered clock is 14.7 ps, and the recovered data jitter is less than 15.8 ps. The core area of CDR occupies 1.13 mm2. Kuo-Hsing Cheng 鄭國興 2011 學位論文 ; thesis 78 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立中央大學 === 電機工程研究所 === 100 === In recent year, owing to the development of network and processor, the requirement of the high-speed data transmission has become the main motivation of transmission system. The conventional parallel bus shows the serious restriction while operating in the gigahertz range. As a result, the high-speed serial link technology is widely used so far for today’s data transmission system. This thesis presents a half-rate and dual-looped clock and data recovery (CDR) for the 3-Gbps data transmission systems. Similar to the concept of the oversampling CDR, the proposed CDR presents an alternative scheme, which uses the data delay window (DDW) and a sensing-amplified phase detector to substitute the conventional DFF-based PD. It shows that the NRZ data could be aligned and recovered by the only one clock instead of the multi-phase clock, and the complexity of the clock distribution network could be mitigated than counterpart. In addition, the control- mirroring signal stemming from the PLL locking signal indicates the robust of data delay segment of DDW in the process, voltage, and temperature variations. In terms of the bandwidth setting, both the DR and PLL bandwidth optimization for jitter suppression and the shortened acquisition time could also come to compromise. Besides, once the input data has frequency deviation, the use of the frequency detector would detect such data frequency difference and coarsely adjust the tracking phase in success. This thesis implements the dual-looped CDR circuit in TSMC 180 nm 1P6M CMOS process. Operating at the 3-Gbps data rate and 1.5-GHz clock frequency, the estimated peak to peak jitter of the recovered clock is 14.7 ps, and the recovered data jitter is less than 15.8 ps. The core area of CDR occupies 1.13 mm2.
author2 Kuo-Hsing Cheng
author_facet Kuo-Hsing Cheng
Yu-Chen Lin
林昱辰
author Yu-Chen Lin
林昱辰
spellingShingle Yu-Chen Lin
林昱辰
A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
author_sort Yu-Chen Lin
title A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
title_short A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
title_full A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
title_fullStr A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
title_full_unstemmed A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
title_sort dual-looped clock and data recovery circuit with the use of data delay window
publishDate 2011
url http://ndltd.ncl.edu.tw/handle/45328191405507126337
work_keys_str_mv AT yuchenlin adualloopedclockanddatarecoverycircuitwiththeuseofdatadelaywindow
AT línyùchén adualloopedclockanddatarecoverycircuitwiththeuseofdatadelaywindow
AT yuchenlin lìyòngzīliàoyánchíshìchuāngzhīshuānghuílùshímàiyǔzīliàohuífùdiànlù
AT línyùchén lìyòngzīliàoyánchíshìchuāngzhīshuānghuílùshímàiyǔzīliàohuífùdiànlù
AT yuchenlin dualloopedclockanddatarecoverycircuitwiththeuseofdatadelaywindow
AT línyùchén dualloopedclockanddatarecoverycircuitwiththeuseofdatadelaywindow
_version_ 1718061226904256512