UNISON Framework for Dispatching Problem of Photolithography Area in Semiconductor Manufacturing
碩士 === 國立清華大學 === 工業工程與工程管理學系 === 100 === Photolithography machines are the bottleneck of a wafer fab, its dispatching has a significant effect on loading balance of other area. Effectively and efficiently utilize the bottleneck is important to improve tool productivity and maintain the competitive...
Main Authors: | Hsin, Wan-Min, 辛宛珉 |
---|---|
Other Authors: | Chien, Chen-Fu |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/67627006991620429576 |
Similar Items
-
UNISON Total Resource Efficiency Enhancement Framework and Empirical Studies for Semiconductor Manufacturing
by: Lin, Yun Hsuan, et al.
Published: (2014) -
A Study of Dispatching Procedure for The Photolithography Area
by: Chiou, Wei-Hsung, et al.
Published: (1997) -
UNISON Decision Making Framework for Analyzing Advanced Process Technology Acquisition Decision of Semiconductor Manufacturer and Empirical Study
by: Chen, Hung-Pin, et al.
Published: (2012) -
Investigation of Exposure Compensation of Photolithography Processes in Semiconductor Manufacturing
by: Xu,Bao-Yun, et al.
Published: (2017) -
The Study of the Optimal Test Run Policy and Stepper Dispatch Rule under different Production Conditions for Photolithography Process in Semiconductor Manufacturing
by: Chi-cheng Lu, et al.
Published: (2003)