A Time-to-Digital Converter Using Vernier Delay Line with Time Amplification Technique
碩士 === 國立清華大學 === 工程與系統科學系 === 100 === This paper describes the design of using time amplification in time-to-digital converter (TDC) with two level vernier delay line (VDL), which is used to solve the limitations of chip area, power consumption, and device mismatching of VDL in 10 picoseconds or le...
Main Authors: | Chung, Ming-Hsien, 鍾明憲 |
---|---|
Other Authors: | Chou, Hwai-Pwu |
Format: | Others |
Language: | zh-TW |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43129891562371672018 |
Similar Items
-
The Time-to-Digital Converter based on Vernier Delay Line
by: CHIN-CHUNG TSAI, et al.
Published: (2003) -
A Time-to-Digital Converter Using Vernier Ring Delay Line Technique
by: Liu, Wei-Shao, et al.
Published: (2014) -
A Two Level Vernier Delay Line Time-to-Digital Converter
by: Gu-Huan Li, et al.
Published: (2004) -
A High Accuracy FPGA Vernier Time-to-Digital Converter Based on PLL Delay Matrix
by: Yi-Su Chung, et al.
Published: (2016) -
A Vernier-based Digital-to-time Converter
by: Chung-Hung Wang, et al.
Published: (2006)