A High Speed and Low Power Pipelined ADC for Powerline Communication System
碩士 === 國立臺灣大學 === 電子工程學研究所 === 100 === Pipelined analog-to-digital converters (ADCs) have been widely utilized in high speed communication system for mid-high-resolution and high-speed sampling rate. In this thesis, we have implemented two high speed and low power 10-bit pipelined ADCs with sampl...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2012
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/59357583896080664960 |