A High Speed and Low Power Pipelined ADC for Powerline Communication System
碩士 === 國立臺灣大學 === 電子工程學研究所 === 100 === Pipelined analog-to-digital converters (ADCs) have been widely utilized in high speed communication system for mid-high-resolution and high-speed sampling rate. In this thesis, we have implemented two high speed and low power 10-bit pipelined ADCs with sampl...
Main Authors: | Ching-Fong Lin, 林慶峰 |
---|---|
Other Authors: | Charlie Chung-Ping Chen |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59357583896080664960 |
Similar Items
-
Design of Pipelined ADC for PowerLine Communication System
by: Chen-Yuan Hung, et al.
Published: (2013) -
A low-power low-cost OOK transceiver and a high speed low- power SAR ADC for Powerline communication system
by: Ying-Ju Lee, et al.
Published: (2015) -
Low power design techniques for high speed pipelined ADCs
by: Lingam, Naga Sasidhar
Published: (2009) -
Capacity of High-Speed Powerline Communication in Vehicles
by: Deny Hamdani, et al.
Published: (2010-10-01) -
Design of 10 bits High Speed Pipelined ADC for Power-Line Communication System
by: Tung-Hung Sung, et al.
Published: (2013)