The FPGA Implementation of MWBF Algorithm for Decoding LDPC Codes
碩士 === 長庚大學 === 電機工程學系 === 101 === Along with architecture of processor and process’ technology progress,processor’s vendors are not only increasing the frequency of operation, but also turn in to integrate the way to design a chip composed of multi cores in order to improve efficiency.In this stydy...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Published: |
2013
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/65380521812713939625 |