Using the Gate-Diffusion Input Technique for Low Power Programmable Logic Array Design
碩士 === 國立彰化師範大學 === 資訊工程學系 === 101 === Because of the dynamic PLA structure has predictable routing delay and high speed, the PLA structure is usually built using combinational and sequential circuits in digital systems. But the trend of system on chip (SOC) today, the complexity of the control cir...
Main Authors: | Song-Hong Chiu, 邱守鴻 |
---|---|
Other Authors: | Kai-Cheng Wei |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/49456544965198219104 |
Similar Items
-
New low power adders in Self Resetting Logic with Gate Diffusion Input Technique
by: R. Uma, et al.
Published: (2017-04-01) -
Low Power, Low Area Digital Modulators using Gate Diffusion Input Technique
by: Anuja Askhedkar, et al.
Published: (2019-07-01) -
Low-overhead fault-tolerant logic for field-programmable gate arrays
by: Davis, James
Published: (2015) -
Logic synthesis for field programmable gate arrays
by: Lu, Aiguo
Published: (1995) -
Logic synthesis for fileld programmable gate array
by: ZHAO, SHI-MING, et al.
Published: (1992)