Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator
碩士 === 國立臺灣大學 === 電子工程學研究所 === 101 === This thesis illustrates the design and implementation of low power all-digital phase-locked loop with open loop mechanism for MEMS oscillator. The digital phase-locked loop performs 72MHz output with hundreds ppm level frequency accuracy for a wide temperature...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73820810792344310455 |
id |
ndltd-TW-101NTU05428113 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-101NTU054281132015-10-13T23:10:17Z http://ndltd.ncl.edu.tw/handle/73820810792344310455 Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator 應用於微機電震盪器之開鎖機制低功率數位鎖相迴路 Ci Li 李琦 碩士 國立臺灣大學 電子工程學研究所 101 This thesis illustrates the design and implementation of low power all-digital phase-locked loop with open loop mechanism for MEMS oscillator. The digital phase-locked loop performs 72MHz output with hundreds ppm level frequency accuracy for a wide temperature range, which is designed to calibrate frequency drift of MEMS oscillator under temperature change. With open loop mechanism, we reduce 20% power consumption of digital phase-locked loop circuit, and estimated save 70% system power. By using a standard TSMC 65-nm and 0.18-μm CMOS process, there are three circuits implemented. Firstly, the digital frequency-locked loop architecture is introduced to accelerate the locking process. The proposed architecture is simply composed of digitally controlled oscillator, bang-bang phase detector, digital divider and binary gain shift logic circuit for reducing the hardware cost and power consumption. Secondly, the phase-injection mechanism is applied to phase-locked loop for continuous output. In order to reduce the power consumption, the proposed lock detector is present in the third digital phase-locked loop design. Operated at a 1-V supply voltage (1.2-V at 0.18-μm CMOS process), the fabricated circuits consume a dc power less than 1 mW. Except the testing circuits and pads, the active areas are all less than 1 mm2. The functions and performance are verified in the measurement result. 呂良鴻 2013 學位論文 ; thesis 68 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣大學 === 電子工程學研究所 === 101 === This thesis illustrates the design and implementation of low power all-digital phase-locked loop with open loop mechanism for MEMS oscillator. The digital phase-locked loop performs 72MHz output with hundreds ppm level frequency accuracy for a wide temperature range, which is designed to calibrate frequency drift of MEMS oscillator under temperature change. With open loop mechanism, we reduce 20% power consumption of digital phase-locked loop circuit, and estimated save 70% system power. By using a standard TSMC 65-nm and 0.18-μm CMOS process, there are three circuits implemented.
Firstly, the digital frequency-locked loop architecture is introduced to accelerate the locking process. The proposed architecture is simply composed of digitally controlled oscillator, bang-bang phase detector, digital divider and binary gain shift logic circuit for reducing the hardware cost and power consumption. Secondly, the phase-injection mechanism is applied to phase-locked loop for continuous output. In order to reduce the power consumption, the proposed lock detector is present in the third digital phase-locked loop design.
Operated at a 1-V supply voltage (1.2-V at 0.18-μm CMOS process), the fabricated circuits consume a dc power less than 1 mW. Except the testing circuits and pads, the active areas are all less than 1 mm2. The functions and performance are verified in the measurement result.
|
author2 |
呂良鴻 |
author_facet |
呂良鴻 Ci Li 李琦 |
author |
Ci Li 李琦 |
spellingShingle |
Ci Li 李琦 Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
author_sort |
Ci Li |
title |
Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
title_short |
Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
title_full |
Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
title_fullStr |
Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
title_full_unstemmed |
Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator |
title_sort |
low power all-digital phase-locked loop with open loop mechanism for mems oscillator |
publishDate |
2013 |
url |
http://ndltd.ncl.edu.tw/handle/73820810792344310455 |
work_keys_str_mv |
AT cili lowpoweralldigitalphaselockedloopwithopenloopmechanismformemsoscillator AT lǐqí lowpoweralldigitalphaselockedloopwithopenloopmechanismformemsoscillator AT cili yīngyòngyúwēijīdiànzhèndàngqìzhīkāisuǒjīzhìdīgōnglǜshùwèisuǒxiānghuílù AT lǐqí yīngyòngyúwēijīdiànzhèndàngqìzhīkāisuǒjīzhìdīgōnglǜshùwèisuǒxiānghuílù |
_version_ |
1718084431016624128 |