Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator
碩士 === 國立臺灣大學 === 電子工程學研究所 === 101 === This thesis illustrates the design and implementation of low power all-digital phase-locked loop with open loop mechanism for MEMS oscillator. The digital phase-locked loop performs 72MHz output with hundreds ppm level frequency accuracy for a wide temperature...
Main Authors: | Ci Li, 李琦 |
---|---|
Other Authors: | 呂良鴻 |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73820810792344310455 |
Similar Items
-
Low-Power And Delay Monotonicity Digitally Controlled Oscillator For All-Digital Phase-Locked Loop Applications
by: Jhih-Ci Lan, et al.
Published: (2012) -
Design of MEMS-Based Oscillators with a Phase-Locked Loop Circuit
by: Li, Hsin-Chih, et al.
Published: (2011) -
A Wide-Range Phase Locked Loop for MEMS Oscillators
by: Chiang, Che-Hao, et al.
Published: (2014) -
low power CMOS design of an all digital phase locked loop
Published: () -
Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010)