Zero-One LFSR for Low Power Deterministic BIST
碩士 === 元智大學 === 資訊工程學系 === 101 === Power consumption and test data volume are two important issues in VLSI testing. BIST (Built-In Self-Test) is a kind of DFT technique, which uses embedded logic gates to detect some faults in circuits. LFSR is commonly used in low overhead BIST to generate test dat...
Main Authors: | Meng-Ping Wang, 王孟平 |
---|---|
Other Authors: | Wang-Dauh Tseng |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/16699935816701237498 |
Similar Items
-
Deterministic BIST Using Dual LFSR for Low-power Scan Testing
by: Fang-Hsu Lin, et al. -
Deterministic BIST Using Multiple Polynomial LFSR Reseeding for Low-Power Testing
by: Ya-Hsuan Huang, et al.
Published: (2016) -
A reseeding technique for LFSR-based BIST applications
by: 賴南成
Published: (2002) -
High Quality LFSR selection for Delay Fault BIST
by: Shen-Feng Chen, et al.
Published: (2005) -
Segmented LFSR for Deterministic Test Generations
by: Hang-Ruri Chang, et al.