Design of High Performance Full Adder Cores for Arithmetic Applications
博士 === 逢甲大學 === 電機與通訊工程博士學位學程 === 102 === Since a full adder plays the most critical role in the performance of an arithmetic circuit, this dissertation aims to present three high performance full adders for the chip area and power consumption reduction, and for the improvement in robust output driv...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2013
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/258pdg |