The study of VDMOSFET with SIPOS termination in various temperature measurements
碩士 === 華梵大學 === 電子工程學系碩士班 === 102 === For high power MOSFETs, in actually, the parallel junctions of devices are not infinite. However, the goal of termination design is to design the electric field of terminal close to that of parallel junction, let the potential redistribute and the electric field...
Main Authors: | Jian-Xiang Huang, 黃建翔 |
---|---|
Other Authors: | Jyh-Ling Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72633812841226089227 |
Similar Items
-
V-grooved Edge Termination Design for High Voltage VDMOSFET
by: DENG JIE WUN, et al.
Published: (2015) -
Degradation of VDMOSFET by Heavy Ion Irradiations
by: C. Salame, et al.
Published: (2000-01-01) -
VDMOSFET Model Parameter Extraction Based on Electrical and Optical Measurements
by: C. -T. Salame, et al.
Published: (2001-01-01) -
Effects of gate bias stressing in power vdmosfets
by: Stojadinović Ninoslav, et al.
Published: (2003-01-01) -
Electrical and switching properties of the SIPOS-silicon heterojunction
by: Bolt, M. J. B.
Published: (1986)