Parallel Implementation for In-Loop Filter of HEVC on GPU

碩士 === 國立成功大學 === 電機工程學系 === 102 === This thesis proposes a parallel program architecture which is running on GPU and CPU to reduce execution time for in-loop filter of HEVC. The in-loop filter includes de-blocking filter and sample adaptive offset. In the de-blocking filter, we use edge-level data...

Full description

Bibliographic Details
Main Authors: Yi-ShianShie, 謝毅賢
Other Authors: Chih-Hung Kuo
Format: Others
Language:zh-TW
Published: 2014
Online Access:http://ndltd.ncl.edu.tw/handle/84174104920642528922

Similar Items