The Effect of Tin Grain Orientations and Grain Boundaries during Current Stressing on Cu6Sn5 Formation
碩士 === 國立交通大學 === 材料科學與工程學系所 === 102 === As electronic devices become more functional and miniaturization, the microelectronic industry is facing a lot of challenges. The fabrication process is encountering many physical limitations. In order to keep up with Moore’s law, the 3D-IC packaging technolo...
Main Authors: | Lin, Yu-Lung, 林玉龍 |
---|---|
Other Authors: | Chen, Chih |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/80963185072561693058 |
Similar Items
-
The Effect of Tin Grain Orientations and Grain Boundaries during Current Stressing on CuNiSn Intermetallic Compounds Formation
by: Wu, Hsing-Yi, et al.
Published: (2017) -
Microstructure and Grain Orientation Evolution in SnPb/SnAgCu Interconnects Under Electrical Current Stressing at Cryogenic Temperature
by: Xing Fu, et al.
Published: (2019-05-01) -
Effects of Cu Substrate States and Cu6Sn5 Formation on Tin Whisker Growth
by: Chen, Kai Chi, et al.
Published: (2012) -
Scanning 3DXRD Measurement of Grain Growth, Stress, and Formation of Cu<sub>6</sub>Sn<sub>5</sub> around a Tin Whisker during Heat Treatment
by: Johan Hektor, et al.
Published: (2019-01-01) -
Effect of Cu substrate grain size and orientation on Sn/Cu soldering reaction
by: Tzu-ming Huang, et al.
Published: (2008)