Repair Friendly Layout Generation for FIB Technology
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 102 === This thesis proposes a methodology for the layout, which is completed routing and placement. There are some simple operations of adjustment for the metals without effecting the circuit seriously. These operations could make the rate of FIB repair rise, and...
Main Authors: | Chen, Yu-An, 陳昱安 |
---|---|
Other Authors: | Chao, Chia-Tso |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96505757051438831735 |
Similar Items
-
Design-for-Debug Layout Adjustment for FIB Probing and Circuit Editing
by: Chen, Kuo-An, et al.
Published: (2011) -
Design-for-Debug Aware Layout Modification for FIB Net Observation and Circuit Editing
by: Chang, Tsung-Wei, et al.
Published: (2010) -
Detailed Routing for FIB Probing
by: Chia-Yi Lee, et al.
Published: (2012) -
Design-rule independent layout generation of PLA and gate matrix layouts for CMOS technologies
by: Gagne, David A.
Published: (2010) -
Case studies on lithography-friendly vlsi circuit layout
by: Shah, Pratik Jitendra
Published: (2010)