Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === In this Thesis, we present a new central processor unit (CPU) architecture, which is able to use the whole timing margin and work in a more power efficient way. In advanced process, the process variation is too large to handle. Thus, manufacturers make the slac...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/18183883132461486960 |
id |
ndltd-TW-102NTU05428112 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-102NTU054281122015-10-14T00:35:44Z http://ndltd.ncl.edu.tw/handle/18183883132461486960 Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism 具電路回復機制之隨機處理器設計與實作 Han-Zhang Wang 王瀚漳 碩士 國立臺灣大學 電子工程學研究所 102 In this Thesis, we present a new central processor unit (CPU) architecture, which is able to use the whole timing margin and work in a more power efficient way. In advanced process, the process variation is too large to handle. Thus, manufacturers make the slack-time margin larger to ensure the yield rate. On the other hand, Razor cell has been proposed to detect timing error, and recover from it. Considering testability, we need to know the tolerant range voltage as a design factor. However, its error signal detected by Razor is spike-shaped, and could not detect error out of the tolerant voltage range. Thus, we consider the processor with unpredictable behavior as a stochastic processor. For reasons mentioned above, we propose a circuit, Surger, to predict the timing which will cause error, and build a program counter scheduling (PCS) mechanism to recover the core from errors. In this design, we make the processor more independent with process, voltage, and temperature variations. On the other hand, reliability can be software defined in our Surger architecture. For a design that requires high reliability, we can define a pattern to reach this goal. Similarly, for a design that requires low reliability, we can define a pattern to make it working at a lower supply voltage. By this way, we trade off the reliability of a design with its power consumption, and make the design a better-than-worst-case design. Sao-Jie Chen 陳少傑 2014 學位論文 ; thesis 95 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立臺灣大學 === 電子工程學研究所 === 102 === In this Thesis, we present a new central processor unit (CPU) architecture, which is able to use the whole timing margin and work in a more power efficient way. In advanced process, the process variation is too large to handle. Thus, manufacturers make the slack-time margin larger to ensure the yield rate. On the other hand, Razor cell has been proposed to detect timing error, and recover from it. Considering testability, we need to know the tolerant range voltage as a design factor. However, its error signal detected by Razor is spike-shaped, and could not detect error out of the tolerant voltage range. Thus, we consider the processor with unpredictable behavior as a stochastic processor. For reasons mentioned above, we propose a circuit, Surger, to predict the timing which will cause error, and build a program counter scheduling (PCS) mechanism to recover the core from errors.
In this design, we make the processor more independent with process, voltage, and temperature variations. On the other hand, reliability can be software defined in our Surger architecture. For a design that requires high reliability, we can define a pattern to reach this goal. Similarly, for a design that requires low reliability, we can define a pattern to make it working at a lower supply voltage. By this way, we trade off the reliability of a design with its power consumption, and make the design a better-than-worst-case design.
|
author2 |
Sao-Jie Chen |
author_facet |
Sao-Jie Chen Han-Zhang Wang 王瀚漳 |
author |
Han-Zhang Wang 王瀚漳 |
spellingShingle |
Han-Zhang Wang 王瀚漳 Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
author_sort |
Han-Zhang Wang |
title |
Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
title_short |
Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
title_full |
Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
title_fullStr |
Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
title_full_unstemmed |
Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism |
title_sort |
design and implementation of a stochastic arm core with circuit level recovery mechanism |
publishDate |
2014 |
url |
http://ndltd.ncl.edu.tw/handle/18183883132461486960 |
work_keys_str_mv |
AT hanzhangwang designandimplementationofastochasticarmcorewithcircuitlevelrecoverymechanism AT wánghànzhāng designandimplementationofastochasticarmcorewithcircuitlevelrecoverymechanism AT hanzhangwang jùdiànlùhuífùjīzhìzhīsuíjīchùlǐqìshèjìyǔshízuò AT wánghànzhāng jùdiànlùhuífùjīzhìzhīsuíjīchùlǐqìshèjìyǔshízuò |
_version_ |
1718089490700959744 |