A High Throughput Video Transform Architecture for High Efficiency Video Coding (HEVC) Applications
碩士 === 中原大學 === 資訊工程研究所 === 103 === In this paper, a hardware design which can support for High Efficiency Video Coding (HEVC) Inverse Discrete Cosine Transform (IDCT) for 32×32 Transform Unit (TU) sizes is proposed and is implemented by a using single 1-D IDCT core with a transpose memory to achiev...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2015
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/jf28t5 |