Design of a 10-Bit 100MS/s Pipeline Analog to Digital Converter
碩士 === 中原大學 === 電子工程研究所 === 103 === This paper design a low power 10-bit 100MS/s pipeline analog to digital converter(ADC), there are total 9 levels in this circuit, the resolution of each level is 1.5-Bit, and the last level is 2-Bit. By using operational amplifier(OP) sharing technique, two levels...
Main Authors: | YI-Shun Huang, 黃意舜 |
---|---|
Other Authors: | Chun-Chieh Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/99659604806444701549 |
Similar Items
-
10-bit 100MS/s Pipeline Analog to Digital Converter
by: Cheng-Yuan Ku, et al.
Published: (2012) -
10-BIT 40-MS/S PIPELINE ANALOG TO DIGITAL CONVERTER
by: Shih-Sing Huang, et al.
Published: (2008) -
Design of 10-bit 50MS/s Pipelined Analog-to-Digital Converter
by: Hsiao-Cheng Chiang, et al.
Published: (2010) -
Doubled Sampling 100MS/s 10 Bit Fully DifferentialPipelined Analog to Digital Convert
by: Po-Yu Chen, et al.
Published: (2008) -
THE DESIGN OF A 10-BIT PIPELINE ANALOG-TO-DIGITAL CONVERTER
by: Huang, Chien-Wen, et al.
Published: (1997)