Static Compaction Algorithm for Clock Delay Faults

Static Compaction Algorithm for Clock Delay Faults

碩士 === 國立中興大學 === 資訊科學與工程學系 === 103

Bibliographic Details
Main Authors:	Ji-Feng Zheng, 鄭吉峰
Other Authors:	王行健
Format:	Others
Language:	zh-TW
Published:	2015
Online Access:	http://ndltd.ncl.edu.tw/handle/53196358586486845485

Similar Items

Explicit Testing of Small Clock Delay Fault
by: Yang, Shao-Fu, et al.
Published: (2015)

Fast and Accurate Detection Method of Clock Delay Faults
by: Kun-Lung Chou, et al.
Published: (2014)

Clock faults induced min and max delay violations
by: Rossi, Daniele, et al.
Published: (2014)

DESIGN AND TEST GENERATION FOR CLOCK SKEW FAULTS OF CLOCK-DELAYED DOMINO LOGIC CIRCUITS
by: MAO, WUJIN
Published: (2007)

Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
by: Jha, Sharada
Published: (2013)

A Compact Delay-Recycled Clock Skew-Compensation And/Or Duty-Cycle-Correction Circuit
by: Jen-Tsung Yu, et al.
Published: (2011)

Tunable One-Shot Pulse Generator for Testing of Small Clock Delay Fault
by: Wen, Zhi-Yuan, et al.
Published: (2015)

Simultaneous Test Pattern Generation for Clock Delay Fault and Transition Fault Based on Launch-on-Capture Test Architecture
by: Cho-Ming Liu, et al.
Published: (2013)

VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation
by: Gottfried Fuchs, et al.
Published: (2011-01-01)

Fault tolerant clocking system
by: Fan, Tzu-I Jonathan
Published: (2017)

On-Chip Diagnosis of Generalized Delay Failures using Compact Fault Dictionaries
by: Beckler, Matthew Layne
Published: (2017)

ATPG and DFT Algorithms for Delay Fault Testing
by: Liu, Xiao
Published: (2011)

The Minimization of Compensated Delay for Multi-Voltage Clock Tree Designs
by: Yao-Chung Cheng, et al.
Published: (2013)

The Fault Detecting Study for Static Condenser Banks by Using Impedance Algorithm
by: Wen-Chih Su, et al.
Published: (2001)

A compact model for the complex plant circadian clock
by: Didier eGonze, et al.
Published: (2016-02-01)

Critical Delays in Clock Distribution Circuits
by: José R. C. Piqueira, et al.
Published: (2013-01-01)

Estimation of the compaction characteristics of soils using the static compaction method
by: Kamil Kayabalı, et al.
Published: (2020-08-01)

Verification of Fault-Tolerant Clock Synchronization Systems
by: Miner, Paul S.
Published: (1992)

Clocking and synchronization with a fault-tolerant multiprocessor,
by: Krauss, Howard Ronald
Published: (2013)

Frame-Based Virtual Clock: A Traffic Scheduling Algorithm with Delay and Fairness Guarantee
by: Wang, Ruey-Jyi, et al.
Published: (1997)

Clock Skew Detection Based on Statistical Static Timing Analysis
by: Wen-Yi Yu, et al.
Published: (2015)

Compact atomic clock prototype based on coherent population trapping
by: Danet Jean-Marie, et al.
Published: (2014-01-01)

Fault simulation for delay faults
by: CAI,HUI-HUANG, et al.
Published: (1991)

Software Fault-Tolerant Clock Synchronization in Distributed Systems
by: Lu,Cheng-Yuan, et al.
Published: (1993)

Clock Gating Optimization with Delay-Matching Cells
by: Shih-Jung Hsu, et al.
Published: (2010)

A Delay-Locked Loop for Multiple Clock Phases/Delays Generation
by: Jia, Cheng
Published: (2006)

Transition Fault Diagnosis Using At-Speed Scan Patterns with Multiple Capture Clocks
by: Shang-Feng Chao, et al.
Published: (2008)

RARE: An Efficient Static Fault Detection Framework for Definition-Use Faults in Large Programs
by: Lujie Zhong, et al.
Published: (2018-01-01)

An 8 Gb/s Half-rate Digital-based Clock and Data Recovery Circuit With Compact Control Loop
by: Yu-PoCheng, et al.
Published: (2015)

A Single-Version Algorithmic Approach to Fault Tolerant Computing Using Static Redundancy
by: Goutam Kumar Saha
Published: (2006-12-01)

Fault-tolerant clock synchronization in the distributed real-time system
by: LIU, ZHEN-JIA, et al.
Published: (1989)

Clock Synchronization and Fault-Tolerant Mechanism for FlexRay System
by: Kuo-Chin Lu, et al.
Published: (2011)

Programmable Clock Synthesizer based on Delay-Locked Loop
by: Jyun-Hong Chen, et al.
Published: (2010)

Research on Absolute Calibration of GNSS Receiver Delay through Clock-Steering Characterization
by: Feng Zhu, et al.
Published: (2020-10-01)

Analysis and Design of Clock-glitch Fault Injection within an FPGA
by: Dadjou, Masoumeh
Published: (2013)

Analysis and Design of Clock-glitch Fault Injection within an FPGA
by: Dadjou, Masoumeh
Published: (2013)

Study on Adjustable Delay Buffers for Clock Skew Minimization
by: Jun-hao Wang, et al.
Published: (2012)

Design and Implementation of Delay Locked Loop Clock Generator
by: Kuo-Chih Wen, et al.
Published: (2009)

Design of on-chip monitoring circuits for clock delay and temperature
by: Kakuru, George Bamuturaki
Published: (2016)

Coupling delay controls synchronized oscillation in the segmentation clock
by: Yoshioka, Kumiko
Published: (2020)